a7y18lte-ubports/android_kernel_samsung_universal7885
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

treewide: typo 'interrrupt' word corrections.

Browse Source 
Signed-off-by: Justin P. Mattock <justinmattock@gmail.com>
Signed-off-by: Vitaliy Ivanov <vitalivanov@gmail.com>
Signed-off-by: Jiri Kosina <jkosina@suse.cz>
This commit is contained in:
Vitaliy Ivanov 2011-06-23 20:01:55 +03:00 committed by Jiri Kosina
parent e809ab0101
commit fb914ebff5
11 changed files with 18 additions and 18 deletions
arch
arm/mach-omap2
smartreflex.c
powerpc/platforms/embedded6xx
storcenter.c
drivers
net
arm
ks8695net.c
atlx
atl1.c
bnx2.hsky2.c
wireless/rtlwifi
pci.c
tty/serial
mrst_max3110.c
usb
gadget
langwell_udc.cnet2280.c
musb
musb_gadget.c

2
arch/arm/mach-omap2/smartreflex.c
View File

@ -247,7 +247,7 @@ static void sr_stop_vddautocomp(struct omap_sr *sr)
* driver register and sr device intializtion API's. Only one call * driver register and sr device intializtion API's. Only one call
* will ultimately succeed. * will ultimately succeed.
* *
* Currently this function registers interrrupt handler for a particular SR * Currently this function registers interrupt handler for a particular SR
* if smartreflex class driver is already registered and has * if smartreflex class driver is already registered and has
* requested for interrupts and the SR interrupt line in present. * requested for interrupts and the SR interrupt line in present.
*/ */

2
arch/powerpc/platforms/embedded6xx/storcenter.c
View File

@ -77,7 +77,7 @@ static void __init storcenter_setup_arch(void)
} }
/* /*
* Interrupt setup and service. Interrrupts on the turbostation come * Interrupt setup and service. Interrupts on the turbostation come
* from the four PCI slots plus onboard 8241 devices: I2C, DUART. * from the four PCI slots plus onboard 8241 devices: I2C, DUART.
*/ */
static void __init storcenter_init_IRQ(void) static void __init storcenter_init_IRQ(void)

2
drivers/net/arm/ks8695net.c
View File

@ -414,7 +414,7 @@ ks8695_tx_irq(int irq, void *dev_id)
* Interrupt Status Register (Offset 0xF208) * Interrupt Status Register (Offset 0xF208)
* Bit29: WAN MAC Receive Status * Bit29: WAN MAC Receive Status
* Bit16: LAN MAC Receive Status * Bit16: LAN MAC Receive Status
* So, this Rx interrrupt enable/status bit number is equal * So, this Rx interrupt enable/status bit number is equal
* as Rx IRQ number. * as Rx IRQ number.
*/ */
static inline u32 ks8695_get_rx_enable_bit(struct ks8695_priv *ksp) static inline u32 ks8695_get_rx_enable_bit(struct ks8695_priv *ksp)

2
drivers/net/atlx/atl1.c
View File

@ -858,7 +858,7 @@ static s32 atl1_init_hw(struct atl1_hw *hw)
atl1_init_flash_opcode(hw); atl1_init_flash_opcode(hw);
if (!hw->phy_configured) { if (!hw->phy_configured) {
/* enable GPHY LinkChange Interrrupt */ /* enable GPHY LinkChange Interrupt */
ret_val = atl1_write_phy_reg(hw, 18, 0xC00); ret_val = atl1_write_phy_reg(hw, 18, 0xC00);
if (ret_val) if (ret_val)
return ret_val; return ret_val;

12
drivers/net/bnx2.h
View File

@ -5617,7 +5617,7 @@ struct l2_fhdr {
#define BNX2_TXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) #define BNX2_TXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BNX2_TXP_CPU_STATE_SOFT_HALTED (1L<<10) #define BNX2_TXP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BNX2_TXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) #define BNX2_TXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BNX2_TXP_CPU_STATE_INTERRRUPT (1L<<12) #define BNX2_TXP_CPU_STATE_INTERRUPT (1L<<12)
#define BNX2_TXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) #define BNX2_TXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BNX2_TXP_CPU_STATE_INST_FETCH_STALL (1L<<15) #define BNX2_TXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BNX2_TXP_CPU_STATE_BLOCKED_READ (1L<<31) #define BNX2_TXP_CPU_STATE_BLOCKED_READ (1L<<31)
@ -5712,7 +5712,7 @@ struct l2_fhdr {
#define BNX2_TPAT_CPU_STATE_FIO_ABORT_HALTED (1L<<8) #define BNX2_TPAT_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BNX2_TPAT_CPU_STATE_SOFT_HALTED (1L<<10) #define BNX2_TPAT_CPU_STATE_SOFT_HALTED (1L<<10)
#define BNX2_TPAT_CPU_STATE_SPAD_UNDERFLOW (1L<<11) #define BNX2_TPAT_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BNX2_TPAT_CPU_STATE_INTERRRUPT (1L<<12) #define BNX2_TPAT_CPU_STATE_INTERRUPT (1L<<12)
#define BNX2_TPAT_CPU_STATE_DATA_ACCESS_STALL (1L<<14) #define BNX2_TPAT_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BNX2_TPAT_CPU_STATE_INST_FETCH_STALL (1L<<15) #define BNX2_TPAT_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BNX2_TPAT_CPU_STATE_BLOCKED_READ (1L<<31) #define BNX2_TPAT_CPU_STATE_BLOCKED_READ (1L<<31)
@ -5807,7 +5807,7 @@ struct l2_fhdr {
#define BNX2_RXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) #define BNX2_RXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BNX2_RXP_CPU_STATE_SOFT_HALTED (1L<<10) #define BNX2_RXP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BNX2_RXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) #define BNX2_RXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BNX2_RXP_CPU_STATE_INTERRRUPT (1L<<12) #define BNX2_RXP_CPU_STATE_INTERRUPT (1L<<12)
#define BNX2_RXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) #define BNX2_RXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BNX2_RXP_CPU_STATE_INST_FETCH_STALL (1L<<15) #define BNX2_RXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BNX2_RXP_CPU_STATE_BLOCKED_READ (1L<<31) #define BNX2_RXP_CPU_STATE_BLOCKED_READ (1L<<31)
@ -5953,7 +5953,7 @@ struct l2_fhdr {
#define BNX2_COM_CPU_STATE_FIO_ABORT_HALTED (1L<<8) #define BNX2_COM_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BNX2_COM_CPU_STATE_SOFT_HALTED (1L<<10) #define BNX2_COM_CPU_STATE_SOFT_HALTED (1L<<10)
#define BNX2_COM_CPU_STATE_SPAD_UNDERFLOW (1L<<11) #define BNX2_COM_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BNX2_COM_CPU_STATE_INTERRRUPT (1L<<12) #define BNX2_COM_CPU_STATE_INTERRUPT (1L<<12)
#define BNX2_COM_CPU_STATE_DATA_ACCESS_STALL (1L<<14) #define BNX2_COM_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BNX2_COM_CPU_STATE_INST_FETCH_STALL (1L<<15) #define BNX2_COM_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BNX2_COM_CPU_STATE_BLOCKED_READ (1L<<31) #define BNX2_COM_CPU_STATE_BLOCKED_READ (1L<<31)
@ -6119,7 +6119,7 @@ struct l2_fhdr {
#define BNX2_CP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) #define BNX2_CP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BNX2_CP_CPU_STATE_SOFT_HALTED (1L<<10) #define BNX2_CP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BNX2_CP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) #define BNX2_CP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BNX2_CP_CPU_STATE_INTERRRUPT (1L<<12) #define BNX2_CP_CPU_STATE_INTERRUPT (1L<<12)
#define BNX2_CP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) #define BNX2_CP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BNX2_CP_CPU_STATE_INST_FETCH_STALL (1L<<15) #define BNX2_CP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BNX2_CP_CPU_STATE_BLOCKED_READ (1L<<31) #define BNX2_CP_CPU_STATE_BLOCKED_READ (1L<<31)
@ -6291,7 +6291,7 @@ struct l2_fhdr {
#define BNX2_MCP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) #define BNX2_MCP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
#define BNX2_MCP_CPU_STATE_SOFT_HALTED (1L<<10) #define BNX2_MCP_CPU_STATE_SOFT_HALTED (1L<<10)
#define BNX2_MCP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) #define BNX2_MCP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
#define BNX2_MCP_CPU_STATE_INTERRRUPT (1L<<12) #define BNX2_MCP_CPU_STATE_INTERRUPT (1L<<12)
#define BNX2_MCP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) #define BNX2_MCP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
#define BNX2_MCP_CPU_STATE_INST_FETCH_STALL (1L<<15) #define BNX2_MCP_CPU_STATE_INST_FETCH_STALL (1L<<15)
#define BNX2_MCP_CPU_STATE_BLOCKED_READ (1L<<31) #define BNX2_MCP_CPU_STATE_BLOCKED_READ (1L<<31)

2
drivers/net/sky2.c
View File

@ -2057,7 +2057,7 @@ static void sky2_hw_down(struct sky2_port *sky2)
sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET); sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
/* Force any delayed status interrrupt and NAPI */ /* Force any delayed status interrupt and NAPI */
sky2_write32(hw, STAT_LEV_TIMER_CNT, 0); sky2_write32(hw, STAT_LEV_TIMER_CNT, 0);
sky2_write32(hw, STAT_TX_TIMER_CNT, 0); sky2_write32(hw, STAT_TX_TIMER_CNT, 0);
sky2_write32(hw, STAT_ISR_TIMER_CNT, 0); sky2_write32(hw, STAT_ISR_TIMER_CNT, 0);

6
drivers/net/wireless/rtlwifi/pci.c
View File

@ -488,7 +488,7 @@ static void _rtl_pci_tx_chk_waitq(struct ieee80211_hw *hw)
struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw)); struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
struct sk_buff *skb = NULL; struct sk_buff *skb = NULL;
struct ieee80211_tx_info *info = NULL; struct ieee80211_tx_info *info = NULL;
int tid; /* should be int */ int tid;
if (!rtlpriv->rtlhal.earlymode_enable) if (!rtlpriv->rtlhal.earlymode_enable)
return; return;
@ -1538,7 +1538,7 @@ static int rtl_pci_start(struct ieee80211_hw *hw)
rtl_init_rx_config(hw); rtl_init_rx_config(hw);
/*should after adapter start and interrupt enable. */ /*should be after adapter start and interrupt enable. */
set_hal_start(rtlhal); set_hal_start(rtlhal);
RT_CLEAR_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC); RT_CLEAR_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);
@ -1559,7 +1559,7 @@ static void rtl_pci_stop(struct ieee80211_hw *hw)
u8 RFInProgressTimeOut = 0; u8 RFInProgressTimeOut = 0;
/* /*
*should before disable interrrupt&adapter *should be before disable interrupt&adapter
*and will do it immediately. *and will do it immediately.
*/ */
set_hal_stop(rtlhal); set_hal_stop(rtlhal);

2
drivers/tty/serial/mrst_max3110.c
View File

@ -23,7 +23,7 @@
* 1 word. If SPI master controller doesn't support sclk frequency change, * 1 word. If SPI master controller doesn't support sclk frequency change,
* then the char need be sent out one by one with some delay * then the char need be sent out one by one with some delay
* *
* 2. Currently only RX available interrrupt is used, no need for waiting TXE * 2. Currently only RX available interrupt is used, no need for waiting TXE
* interrupt for a low speed UART device * interrupt for a low speed UART device
*/ */

2
drivers/usb/gadget/langwell_udc.c
View File

@ -2969,7 +2969,7 @@ static irqreturn_t langwell_irq(int irq, void *_dev)
handle_port_change(dev); handle_port_change(dev);
} }
/* suspend interrrupt */ /* suspend interrupt */
if (irq_sts & STS_SLI) { if (irq_sts & STS_SLI) {
dev_vdbg(&dev->pdev->dev, "suspend interrupt\n"); dev_vdbg(&dev->pdev->dev, "suspend interrupt\n");
handle_bus_suspend(dev); handle_bus_suspend(dev);

2
drivers/usb/gadget/net2280.c
View File

@ -2481,7 +2481,7 @@ static void handle_stat1_irqs (struct net2280 *dev, u32 stat)
mask = (1 << HIGH_SPEED) | (1 << FULL_SPEED); mask = (1 << HIGH_SPEED) | (1 << FULL_SPEED);
/* VBUS disconnect is indicated by VBUS_PIN and VBUS_INTERRUPT set. /* VBUS disconnect is indicated by VBUS_PIN and VBUS_INTERRUPT set.
* Root Port Reset is indicated by ROOT_PORT_RESET_INTERRRUPT set and * Root Port Reset is indicated by ROOT_PORT_RESET_INTERRUPT set and
* both HIGH_SPEED and FULL_SPEED clear (as ROOT_PORT_RESET_INTERRUPT * both HIGH_SPEED and FULL_SPEED clear (as ROOT_PORT_RESET_INTERRUPT
* only indicates a change in the reset state). * only indicates a change in the reset state).
*/ */

2
drivers/usb/musb/musb_gadget.c
View File

@ -704,7 +704,7 @@ static void rxstate(struct musb *musb, struct musb_request *req)
* most these gadgets, end of is signified either by a short packet, * most these gadgets, end of is signified either by a short packet,
* or filling the last byte of the buffer. (Sending extra data in * or filling the last byte of the buffer. (Sending extra data in
* that last pckate should trigger an overflow fault.) But in mode 1, * that last pckate should trigger an overflow fault.) But in mode 1,
* we don't get DMA completion interrrupt for short packets. * we don't get DMA completion interrupt for short packets.
* *
* Theoretically, we could enable DMAReq irq (MUSB_RXCSR_DMAMODE = 1), * Theoretically, we could enable DMAReq irq (MUSB_RXCSR_DMAMODE = 1),
* to get endpoint interrupt on every DMA req, but that didn't seem * to get endpoint interrupt on every DMA req, but that didn't seem